The name is the button.

An agent writes the code now, and a human thumb hovers over Accept all a hundred times a day. The honest question of this decade is what, exactly, you just accepted. So I read the diff.

Eight years as a backend engineer in Stockholm, back in Tokyo since 2023, and I still ship something small most nights, usually badly. My one rule: the only real review of a model is the thing you built with it. That is why there is no leaderboard on this site.

Around a hundred and forty sources come through — the labs' own posts, the papers, the tools, the runtimes and languages nobody is watching yet, the chip under the demo, and the newsletters people actually forward. What is moving gets counted so the week reads at a glance, and every few days I explain one mechanism in plain words.

A story here is a headline, a short excerpt, one image and the link to whoever wrote it. We never reproduce the post; the images belong to their authors. A post written in Japanese appears in Japanese, exactly as it was published, and the link goes to the original.

— Yuki Halvorsen, Tokyo

← Accept All Archive

SemiEngineeringSilicon

AI Image Enhancement Improves Detection Of Flip-Chip Interconnect Defects (MCL, PVA TePla, ASE)

11.02

Researchers at Materials Center Leoben, PVA TePla , and Advanced Semiconductor Engineering ( ASE) published “AI-Based Image Enhancement Improves Detection of Interconnect Defects in Microelectronic…

Chips & compute

Read at SemiEngineering ↗

One letter a week, starting soon.

Latest

AI Image Enhancement Improves Detection Of Flip-Chip Interconnect Defects (MCL, PVA TePla, ASE)

Related

SiliconChip Industry Week In Review SemiEngineering

SiliconRethinking Shift Left In Chip Design SemiEngineering

SiliconGPU Makers Focus on RTX 3060/3050 as RTX 50 Series Inventory Dries Up TechPowerUp

Toolsb12058 llama.cpp releases

SiliconOpenAI considers rebranding data centers to 'AI compute campuses" as data center backlash intensifies Tom's Hardware

Toolsb12057 llama.cpp releases