The name is the button.

An agent writes the code now, and a human thumb hovers over Accept all a hundred times a day. The honest question of this decade is what, exactly, you just accepted. So I read the diff.

Eight years as a backend engineer in Stockholm, back in Tokyo since 2023, and I still ship something small most nights, usually badly. My one rule: the only real review of a model is the thing you built with it. That is why there is no leaderboard on this site.

Around a hundred and forty sources come through — the labs' own posts, the papers, the tools, the runtimes and languages nobody is watching yet, the chip under the demo, and the newsletters people actually forward. What is moving gets counted so the week reads at a glance, and every few days I explain one mechanism in plain words.

A story here is a headline, a short excerpt, one image and the link to whoever wrote it. We never reproduce the post; the images belong to their authors. A post written in Japanese appears in Japanese, exactly as it was published, and the link goes to the original.

— Yuki Halvorsen, Tokyo

← Accept All Archive

IBM ResearchResearch

Preparing chip designers for the nanostack era

10.13

IBM is releasing a process design kit for our groundbreaking 0.7-nanometer transistor architecture.

Chips & compute Advanced Logic Hardware Technology Release Silicon

Read at IBM Research ↗

One letter a week, starting soon.

Latest

Preparing chip designers for the nanostack era

Related

ResearchScaling AI-driven chip design with open agent factories IBM Research

ResearchWhy are silicon wafers round? IBM Research

ResearchA theoretical separation between quantum computers & LLMs IBM Research

ToolsImprove TTFT for Multi-Turn Agentic Workloads with Bi-Directional KV Transfer in vLLM vLLM Blog

ToolsMAGI-2 Preview on vLLM-Omni: Bringing a 114B Audio-Video MoE DiT to Moore Threads MUSA with torchada vLLM Blog

SiliconUpscale AI Partners With Nvidia While Competing With It The Next Platform